A cascaded converter using hybrid cells and H-bridge structure

Satya Subrahmanya Ajay Dangeti¹, Chaitanya Kishore Patnaik Sekharamantry², Venkata Kowshik Bayanti³, B. A. Raju Ch⁴, KVS Ramachandra Murthy⁵, Abhilash Tirupathi⁶

^{1,2,3,4,5}Department of Electrical and Electronics Engineering, Aditya Engineering College, India ⁶Department of Electrical Engineering, Accendere Knowledge Management Services, CL Educate Ltd., India

Article Info

Article history:

Received Jan 6, 2021 Revised May 20, 2021 Accepted Nov 1, 2021

Keywords:

Cascaded multi-level inverter THD
Two-level cells

ABSTRACT

This paper introduces a cascaded converter structure using hybrid two-level cells to form a single-phase seven-level inverter. Compared to various conventional and existing multilevel (MLI) topologies, this topology requires a lower number of devices. It uses several DC sources integrated in two-stage cells to provide the required voltage. In this topology, the DC-link condensers are not necessary. The modes of operation and modulation of the structure proposed are described in depth. Finally, in the MATLAB/Simulink platform the new topology is evaluated and the results reported.

This is an open access article under the <u>CC BY-SA</u> license.



Corresponding Author:

Abhilash Tirupathi
Department of Electrical and Electronics Engineering
Accendere Knowledge Management Services
CL Educate Ltd., India
Email: abhilash.tripuathi@accendere.co.in

1. INTRODUCTION

Cascaded converters are highly flexible and modular in the family of multilevel inverters. In this group cascaded H-bridge (CHB) converters [1]-[3] are the classical and traditional types. CHB converters have the advantages of equal voltage stress in symmetrical configurations and easy to add/remove number of output voltage levels can be reduced or increased using H-bridges. MLI technology is spreading to several areas such as AC drives, static reactive compensators, micro-grid systems and renewable energy sources [4]-[6]. The standard topologies in the MLI family include the neutral point clamped (NPC), flying capacitor clamped (FCC), and CHB converters [7]-[10]. In these configurations, the device count increases exponentially w.r.t the number of levels in the output voltage, the requirement of unequal voltage ratings of the clamping diodes, unequal capacitor size and a greater number of dc sources puts limitations on these topologies. Several new MLI configurations with the intention of avoiding the drawbacks in the standard topologies were proposed in the literature for several applications [11]-[13]. In recent times, cascaded converters are attracting attention from industries as well as academia. Several such voltage source inverters (VSIs) were proposed in the literature by employing several combinations of switches, dc power supplies [14]-[17].

In this design, the converter seems to have the benefits of reducing the number of components and lowering the limiting voltage throughout the switching devices. The rest of the section is arranged as follows: the operating principle and working is presented in section; the modulation techniques is described in section 3 for generating the appropriate voltage waveform. The presented converter is verified with simulation

Journal homepage: http://beei.org

results for various modulation indices in section 4 and in section 5 represents the conclusion part of the presented paper.

2. SYSTEM CONFIGURATION

Figure 1 shows the presented converter and It is essentially a single-phase, seven-level voltage inverter with AC output. The converter has ten bidirectional switches and three DC sources, each of which is isolated. While bi-directional conducting qualities do exist in switching devices, anti-parallel diodes render the voltage impossible to transmit in the opposite direction. Three distinct dc sources can be used in the proposed topology: battery banks, PV systems, or rectifier circuits.

The switches in the positive and negative zero output voltage transitions are shown in Figures 2 (a) and 2 (b). V_0 =0+ V0+ is a designation for the output voltage at the zero-crossing of a positive cycle and the output voltage is at V_0 =0- when the machine passes through the zero-crossing point. The switch S_2 can be used to produce the zero-voltage level. By turning-on, the switches S_2 , S_4 , S_6 , S_7 and S_{10} the voltage across the output is zero. But this mode is not shown in the figures. In case of any requirement, this operating mode can be utilized to produce the zero-voltage level. For temperature control, the switching levels should be the same in each switch, and the use of both states should be equal.




Figure 1. Proposed conver schematic layout




Figure 2. At zero crossing; (a) $V_0=0^-$, (b) $V_0=0^+$

2974□ ISSN: 2302-9285

Figure 3 shows the converter's output terminals receiving a positive voltage from the converter, which is depicted in the following diagram and in Figure 3 (a) represents at $V_0=V_{\rm dc}$, herein functional method of the power semiconductor devices (IGBTs) S_1 , S_4 , S_6 , S_7 and S_{10} conduct is given. Figure 3 (b) generates $V_0=2V_{\rm dc}$, and the IGBTs S_1 , S_3 , S_6 , S_7 and S_{10} conduct. Figure 3 (c) is shwon the peak voltage of $V_0=3V_{\rm dc}$, in this operating mode, the IGBTs S_1 , S_3 , S_5 , S_7 and S_{10} conduct. Figure 4 shows the working modes of the converter that provide negative output voltage levels. Figure 4 (a) shows voltage level at $V_0=-V_{\rm dc}$ and in this condistion, the IGBTs S_1 , S_4 , S_6 , S_8 and S_9 turn on. Figure 4 (b) shows the voltage level at $V_0=-2V_{\rm dc}$ and in this situation, the IGBTs S_1 , S_3 , S_6 , S_8 and S_9 turn on. Figure 4 (c) shows the voltage level at $V_0=-3V_{\rm dc}$ and in this condistion, the IGBTs S_1 , S_3 , S_6 , S_8 and S_9 turn on.

Positive voltage levels $V_{\rm dc}$, $2V_{\rm dc}$ and $3V_{\rm dc}$ and ccur in the output voltage in regions 1, 2 and 3 respectively, as shown in Figure 5 (a). Negative voltage levels $-V_{\rm dc}$, $-2V_{\rm dc}$ and $-3V_{\rm dc}$ occur in the output voltage in regions 1', 2' and 3' respectively, as illustrated in Figure 5 (a).




Figure 3. Positive-level operating modes; (a) $V_0=V_{dc}$, (b) $V_0=2V_{dc}$, (c) $V_0=3V_{dc}$




Figure 4. Output when volatage is negative; (a) $V_0=-V_{dc}$, (b) $V_0=-2V_{dc}$, (c) $V_0=-3V_{dc}$

3. MODULATION TECHNIQUE

To improve the accuracy of the switch states' descriptions, Table 1 was created to represent the various off and on modes of the switching in the presented converter, according to the output voltage. The IGBTs' on and off modes are represented by the numbers 1 and 0 in Table 1 of Figure 1. The switches S7, S8, S9, and S10 appear to be working at lower switching frequencies, which, in turn, means fewer switching losses.

The modulation technique used for IGBT gate pulse generation in the proposed topology is shwon in Figure 5 (a) [18]-[20] and the logical mapping for the needed inverter pulses to generate 7-L outputs is shown in Figure 5 (b). A single pure sine wave, which is replicated on six triangular waveforms, is added to the overall waveform. A reference wave, which is also known as a sinusoidal wave, is distinguished from a carrier wave, which is also known as a triangle wave. The reference wave is continually being intercepted by all the carrier waves, which are interrupted at 1, 2, 3, 1', 2', and 3'. The result is pulses P1-P3 and N1-N3 due to the connections between both the carrier and reference waves. The requisite seven-level output voltage is created using logical gate circuits that efficiently utilise these pulses. The modulation index (M.I.) for the number of output levels is defined as indicated in [21]:

$$M.I. = \frac{V_{0peak}}{3 \times V_{dc}} \tag{1}$$

2976□ ISSN: 2302-9285




Figure 5. Show, (a) sine-triangle comparison method, (b) logical diagram for gate pulse generation

Table 1. Inverter switching table										
Output Voltage Level (V_0)	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10
$3V_{ m dc}$	1	0	1	0	1	0	1	0	0	1
$2V_{ m dc}$	1	0	1	0	0	1	1	0	0	1
$V_{ m dc}$	1	0	0	1	0	1	1	0	0	1
$0^{\scriptscriptstyle +}$	0	0	0	0	0	0	1	0	1	0
0-	0	0	0	0	0	0	0	1	0	1
- $V_{ m dc}$	1	0	0	1	0	1	0	1	1	0
$-2V_{ m dc}$	1	0	1	0	0	1	0	1	1	0
$-3V_{\rm dc}$	1	0	1	0	1	0	0	1	1	0

The comparison chart of the proposed configuration w.r.t several other configurations is shown in Table 2. It can be observed that the proposed topology does not demand any diodes, capacitors and inductors. Hence, the voltage drops and voltage ripples are less in the proposed circuit.

Table 2. Comparison chart									
Devices	[11]	[12]	[13]	[14]	[15]	[16]	[17]	[18]	Proposed
Switches	12	12	12	12	10	8	10	10	10
Diodes									
Flying capacitors	2	2	2	1	1	1		1	
DC-link capacitors	2	2		2	2	2		2	
Inductors							3		
DC Voltage Sources	1	1	1	1	1	2	1	1	3
Total No. of Devices	17	17	15	16	14	13	14	14	13

4. SIMULATION RESULTS

The output voltage is believed to be 230 V and 50 Hz, according to [22]-[24]. In Table 3, the other parameters whose values are important for simulation work can be seen. The waveforms for the inverter output current and voltage in Figures 6 (a) and 7 (a) show M.I. values of 0.9 and 0.6, respectively. Output voltage waveforms for levels 1 through 7 with the appropriate current are depicted in Figure 6 (a), whereas outputs for levels 1 through 5 with corresponding current are presented in Figure 7 (a) [25]. The peak voltage of the output is known to decrease as the motor intensity (M.I.) is lowered (V_{0peak}). The FFT spectra of the inverter output voltage are shown in Figures 6 (b) and 7 (b) at different levels of M.I. The inverter's THD when the modulation is set at 0.9 and 22.4 %, the V_{0peak} is observed as 323 V. The output current waveform's harmonic spectra can be seen in Figures 6 (c) and 7 (c). The THD and modulation from our experiments was measured at 0.4% and 0.9, respectively, with an I_{0peak} of 4.9 A. In line with the voltage, the I0peak value drops in proportion to the M.I. reduction. The THD is roughly 0.6 percent, and the I_{0peak} is 3.2 A.




Figure 6. These figures are; (a) converter current and voltage graph, (b) FFT spectrum of V_0 , (c) FFT investigation of I_0 at M. I.=0.9

2978□ ISSN: 2302-9285




Figure 7. These figures are; (a) converter current and voltage graph, (b) FFT spectrum of V_0 , (c) FFT investigation of I_0 at M. I.=0.6

Toble	2	Configuration parame	+
rame	.J.	Configuration parame	ters

Parameters	Values
$V_{ m dc}$	240 V
P_{output}	730 W
V_0	230 V
I_0	4.9 A
Switching frequency (f_{sw})	4 kHz
Fundamental frequency (f_m)	50 Hz

5. CONCLUSION

A new MLI architecture is addressed in this article. The proposed design is a cascaded double-tier cell combination with an H-bridge that has been used to optimise the number of inverter configurations. The combination has been the most effective combination in recent years. There have been extensive analyses of modes of operation for zero, positive and negative levels. In the suggested topology the H-Bridge switches work at a lower frequency, which corresponds to the fundamental frequency. As a result, the configuration's switching losses are comparatively smaller than various MLI configurations and thus improve the efficiency of the system presented. In order to generate the required firing pulses, the most efficient and least complex sinusoidal PWM technique has been used. The configuration results for MATLAB/Simulink will be validated at 0.9 and 0.6 modulation indexes. FFT output voltage spectrum and output current showing the THD waveform content within the specified limits are indicated.

REFERENCES

- [1] S. Rahman and F. C. Lee, "Computer Simulations of Optimum Boost and Buck-Boost Converters," in *IEEE Transactions on Aerospace and Electronic Systems*, vol. AES-18, no. 5, pp. 598-608, Sept. 1982, doi: 10.1109/TAES.1982.309272.
- [2] S. Raghavendran, K. S. Kumar, A. Tirupathi and C. B, "An Improved Three-level DC-DC Boost Converter for Renewable energy Systems with High Gain," 2020 3rd International Conference on Energy, Power and Environment: Towards Clean Energy Technologies, 2021, pp. 1-6, doi: 10.1109/ICEPE50861.2021.9404467.
- [3] A. Tirupathi, K. Annamalai and S. V. Tirumala, "A three-phase inverter circuit using half-bridge cells and T-NPC for medium-voltage applications," *International Journal of Circuit Theory and Applications*, vol. 48, no. 10, pp. 1744-1765, 2020, doi: 10.1002/cta.2833.

- [4] T. Abhilash, A. Kirubakaran and V. T. Somasekhar, "A novel three-phase seven-level inverter," 2017 Innovations in Power and Advanced Computing Technologies (i-PACT), 2017, pp. 1-5, doi: 10.1109/IPACT.2017.8245146.
- [5] S. Szuba, "An approach to the design of energy storage reactors for DC-to-DC switching power converters using ferrite structures," in *IEEE Transactions on Magnetics*, vol. 16, no. 5, pp. 1271-1278, September 1980, doi: 10.1109/TMAG.1980.1060798.
- [6] P. R. K. Chetty, "CIECA: Application to Current Programmed Switching Dc-Dc Converters," in *IEEE Transactions on Aerospace and Electronic Systems*, vol. AES-18, no. 5, pp. 538-544, Sept. 1982, doi: 10.1109/TAES.1982.309266.
- [7] T. Abhilash, A. Kirubakaran and V. T. Somasekhar, "A Seven-Level Hybrid Inverter with DC-Link and Flying Capacitor Voltage Balancing," 2019 IEEE International Conference on Environment and Electrical Engineering and 2019 IEEE Industrial and Commercial Power Systems Europe (EEEIC / I&CPS Europe), 2019, pp. 1-5, doi: 10.1109/EEEIC.2019.8783553.
- [8] L. M. Tolbert and T. G. Habetler, "Novel multilevel inverter carrier-based PWM method," in *IEEE Transactions on Industry Applications*, vol. 35, no. 5, pp. 1098-1107, Sept.-Oct. 1999, doi: 10.1109/28.793371.
- [9] H. Matsuo and F. Kurokawa, "New Solar Cell Power Supply System Using a Boost Type Bidirectinal DC-DC Converter," in *IEEE Transactions on Industrial Electronics*, vol. IE-31, no. 1, pp. 51-55, Feb. 1984, doi: 10.1109/TIE.1984.350020.
- [10] C. T. Rim, G. B. Joung and G. H. Cho, "Practical switch based state-space modeling of DC-DC converters with all parasitics," in *IEEE Transactions on Power Electronics*, vol. 6, no. 4, pp. 611-617, Oct. 1991, doi: 10.1109/63.97759.
- [11] T. Abhilash, K. Annamalai and S. V. Tirumala, "A Seven-Level VSI With a Front-End Cascaded Three-Level Inverter and Flying-Capacitor-Fed H-Bridge," in *IEEE Transactions on Industry Applications*, vol. 55, no. 6, pp. 6073-6088, Nov.-Dec. 2019, doi: 10.1109/TIA.2019.2933378.
- [12] B. Wang, X. Zhang and H. B. Gooi, "An SI-MISO Boost Converter With Deadbeat-Based Control for Electric Vehicle Applications," in *IEEE Transactions on Vehicular Technology*, vol. 67, no. 10, pp. 9223-9232, Oct. 2018, doi: 10.1109/TVT.2018.2853738.
- [13] R. Wai, C. Lin, R. Duan and Y. Chang, "High-Efficiency DC-DC Converter With High Voltage Gain and Reduced Switch Stress," in *IEEE Transactions on Industrial Electronics*, vol. 54, no. 1, pp. 354-364, Feb. 2007, doi: 10.1109/TIE.2006.888794.
- [14] C. Restrepo, J. Calvente, A. Cid-Pastor, A. E. Aroudi and R. Giral, "A Noninverting Buck-Boost DC-DC Switching Converter With High Efficiency and Wide Bandwidth," in *IEEE Transactions on Power Electronics*, vol. 26, no. 9, pp. 2490-2503, Sept. 2011, doi: 10.1109/TPEL.2011.2108668.
- [15] K. Kruse, M. Elbo and Z. Zhang, "GaN-based high efficiency bidirectional DC-DC converter with 10 MHz switching frequency," 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), 2017, pp. 273-278, doi: 10.1109/APEC.2017.7930705.
- [16] A. Tsunoda, Y. Hinago and H. Koizumi, "Level- and Phase-Shifted PWM for Seven-Level Switched-Capacitor Inverter Using Series/Parallel Conversion," in *IEEE Transactions on Industrial Electronics*, vol. 61, no. 8, pp. 4011-4021, Aug. 2014, doi: 10.1109/TIE.2013.2286559.
- [17] J. Wu and C. Chou, "A Solar Power Generation System With a Seven-Level Inverter," in *IEEE Transactions on Power Electronics*, vol. 29, no. 7, pp. 3454-3462, July 2014, doi: 10.1109/TPEL.2013.2279880.
- [18] E. H. Aboadla, S. Khan, M. H. Habaebi, T. S. Gunawan, B. A. Hamida, M. Yaacob and A. Aboadla, "A novel optimization harmonic elimination technique for cascaded multilevel inverter," *Bulletin of Electrical Engineering and Informatics*, vol. 8, no. 2, pp. 405-413, 2019, doi: 10.11591/eei.v8i2.1500.
- [19] M. A. Hutabarat, S. Hasan, A. H. Rambe and S. Suherman, "Design and simulation hybrid filter for 17 level multilevel inverter," *Bulletin of Electrical Engineering and Informatics*, vol. 9, no. 3, pp. 886-897, 2020, doi: 10.11591/eei.v9i3.890.
- [20] C. Kannan and C. K. Kishore, "A comparison of three phase 27 level inverter scheme under no load and multiple load conditions," *Bulletin of Electrical Engineering and Informatics*, vol. 3, no. 4, pp. 245-250, 2014, doi: 10.11591/eei.v3i4.302.
- [21] T. Abhilash, A. Kirubakaran and V. T. Somasekhar, "A New Structure of Three-Phase Five-Level Inverter With Nested Two-Level Cells," *International Journal of Circuit Theory and Applications*, vol. 47, no. 9, pp. 1435-1445, 2019, doi: 10.1002/cta.2648.
- [22] T. Abhilash, A. Kirubakaran and V. T. Somasekhar, "A new hybrid flying capacitor based single phase nine-level inverter," *International Transactions on Electrical Energy Systems*, vol. 29, no. 12, pp. 1-15, 2019, doi: 10.1002/2050-7038.12139.
- [23] L. S. H. Priya, K. Rajesh, U. Satya Sai Polaraju and N. Rajesh, "Simulation and Analysis of Seven-Level Voltage Source Inverter," Soft Computing Techniques and Applications. Advances in Intelligent Systems and Computing, 1248. Springer, Singapore, pp. 111-120, 2021, doi: 10.1007/978-981-15-7394-1_10.
- [24] N. Sandeep and U. R. Yaragatti, "A Switched-Capacitor-Based Multilevel Inverter Topology With Reduced Components," in *IEEE Transactions on Power Electronics*, vol. 33, no. 7, pp. 5538-5542, July 2018, doi: 10.1109/TPEL.2017.2779822.
- [25] C. R. Balamurugan and K. Vijayalakshmi, "Comparative analysis of various z-source based five level cascaded H-bridge multilevel inverter," *Bulletin of Electrical Engineering and Informatics*, vol. 7, no. 1, pp. 1-14, 2018, doi: 10.11591/eei.v7i1.656.