ISSN: 2302-9285, DOI: 10.11591/eei.v10i2.2708

An intelligent digital low voltage power factor optimizer

Mustafa Ahmed Nayyef, Yasir Abdulhafedh Ahmed, Omar Kamil Dahham Alazzawi Electrical Engineering, University of Anbar, Iraq

Article Info

Article history:

Received Sep 16, 2020 Revised Oct 13, 2020 Accepted Dec 5, 2020

Keywords:

Electronic work bench Intelligent digital power factor optimizer Package (EWB) multisim Power factor correction

ABSTRACT

In this paper, an intelligent digital low voltage power factor optimizer has been built. This power factor optimizer operates according to the measurement the value of phase shift angle between both of current and voltage, thus the power factor has been measured. It is simply that it will improve the power factor through connecting a set of shunt capacitors in order to reach to an optimal value of the power factor (close to unity). The proposed intelligent digital power factor optimizer for low voltage is built and simulated using the software which is called electronic work bench package (EWB) Multisim. Finally, this optimizer presents a good result when applied to different loads and variable currents. This optimizer is feasible, affordable and ready to be implemented especially in countries that suffer from higher prices of electrical power.

This is an open access article under the <u>CC BY-SA</u> license.



541

Corresponding Author:

Mustafa Ahmed Nayyef Department of Electrical Engineering University of Anbar, Iraq Email: mustafa.nayyef@uoanbar.edu.iq

1. INTRODUCTION

In recent years, the cost of electrical energy has become expensive, as especially in countries that have suffered from wars. The best solution to save electricity is to improve the power factor, thus there will be less consumption of electrical power. Consequently, less cost to the consumer, particularly consumers who seek the help of commercial electricity [1, 2].

The electric power transmission system is very influenced by the value of the current consumed by the various loads, because any increase in current means an increase in the value of losses due to the resistance of the transmission lines. Moreover, most loads are inductive, which leads to decrease the power factor [3, 4]. Some loads like power electronic loads as example, produce harmonic currents and voltages. Thus, this phenomenon leads to increase the losses and decrease of power factor, thus reduction in the efficiency of whole the system. [5].

The procedure that injects reactive elements to make the power factor closer to the unity value is called power-factor correction (PFC) [6]. In order to obtain a power factor very closed to unity, it must be reduced the distortion and losses in voltage, ensure that there is no any reactive power, and required a lowest value of current. This will lead to an increase in the efficiency of the system and reduce the financial costs borne by the consumer [7-10]. Both of improvement the power factor and efficiency of the transmission of power and for a long time was achieved by means of shunt capacitor containing in passive compensator. Relatively the Shunt capacitors are of low cost in respect with maintaining and installing. Using of the shunt capacitor in load zone leads to more stability in voltage [11-15].

There are various types of analog converters, which can be applied to PFC such as canonical switching cell (CSC), CUK converter, Zeta converter [13, 16]. Power factor correction in switched-mode power supply (SMPS) is executed by an analog controller as conventional way, the wide production of digital devices that possesses high performance and lower cost like microprocessors, digital signal processors (DSP)

Journal homepage: http://beei.org

and field programmable gate arrays (FPGA), induced competition by implementing digital controller of SMPS [17-19]. Furthermore, an intelligent power factor correction based on artificial neural networks (ANN) is introduced a simple and low-cost solution for power factor compensation [20]. Some techniques have advantages like simplicity and to control large amount of power economically [11, 21]. All the current process of digital PFC controller takes analog laws base on them. There is a similarity between the digital PFC and analog systems in the algorithm of average current mode control [5]. There are many advantages for the digital controller over the analog one like increasing in reliability, ability to the systems reproduction, sensitivity of noise is less, higher algorithms complexity, and the monitoring of signals will be easy [4].

A new approach of power factor correction is presented here, which is the intelligent digital low voltage power factor optimizer. This optimizer operates based on the measurement of the phase displacement angle between both of current and voltage, and then improves the power factor to the optimal values (close to unity) by connecting the array of shunt capacitors. Designing the intelligent digital circuit of this optimizer is the aim of this paper [22].

2. THE PROPOSED POWER FACTOR OPTIMIZER

It is typically for the power factor optimizer to perform with twice of loops which are internal fast current loop in order to obtain closed to unity power factor, second the external slow voltage loop for the output voltage stabilization [4, 23]. The proposed power factor optimizer depends on the measuring of displacement between the AC voltage and AC current. This angle determines the value of the power factor, whenever the value of the phase angle is decreasing the value of the power factor will increase according to (1) in [7, 24].

$$PowerFactor = \cos\theta \tag{1}$$

where θ : is the displacement between current and voltage waves.

The power factor optimizer placed between the AC power supply and the load as shown in Figure 1. This optimizer calculates the displacement between current and voltage waves through converters the voltage and current waves to square wave, and then calculates the phase shift duration time between them. The phase angle will be measured according to phase shift duration time by the digital counter. The digital counter will start of counting with begin of this time and stop counting when the time is ending. The counter frequency is 18 KHz because the frequency of power supply is 50 Hz, and each cycle is 360 degrees, so each phase angle degree has time equal to (1/18 KHz) [8].




Figure 1. Power factor optimizer system

When the phase angle is greater than the certain value (the desired value to make the power factor closed to unity) the optimizer will connect the first shunt capacitor to decrease the phase angle. Thereafter, the optimizer will measure the phase angle again and connect the anther shunt capacitor to reduce this angle, and so on. The proposed optimizer finished shunt capacitor connection when the power factor reached to desired value or greater than it. Figure 2 illustrates the block diagram of the proposed power factor optimizer [25].




Figure 2. Power factor optimizer block diagram

3. THE INTELLIGENT DIGITAL POWER FACTOR OPTIMIZER

The intelligent digital low voltage power factor optimizer is designed as shown in Figure 3 and test using electronic work bench (EWB) Multisim simulator.




Figure 3. The proposed design of intelligent digital power factor optimizer

544 □ ISSN: 2302-9285

The operational amplifiers U1 and U2 operate as a zero-crossing detector to convert the voltage and current to half square wave as shown in Figure 4, thus the phase shift duration time can be calculated between them. A very small resistor R1 is placed in series with the input power supply so it will be possible to produce the current wave. This resistance is the very small value so as to be no effect on the value of the source voltage.

An 8-bit counter U3 is used to count the duration time between the voltage and current waves, which represent the phase shift angle. The clock of the counter is generated by the 8 KHz oscillator X12. Figure 5 illustrates the electronic circuit of the 8 KHz oscillator. This oscillator consists of a 555-timer built as a stable operation form.




Figure 4. The zero-crossing detector output




Figure 5. The 8 KHz oscillator

When phase shift duration time is ending the counted number will be transferred to the control digital circuit through the 8-bit PIPO register U7. The digital control circuit (U5, U10, U11, and U12) is responsible for connection the shunt capacitors X4 through SIPO 8-bit register U6 according to the desired power factor. Figure 6 illustrate the array of shunt capacitors is cleared. The dc source Vcc used in this design has been generated from the circuit shown in Figure 7.




Figure 6. The shunt capacitors array




Figure 7. The dc source circuit

The minimum phase angle in this design is 8° so that the power factor will be at least 0.99, which is acceptable for design requirements. Figures 8-10 shows the result when the power factor optimizer tests at constant load (power factor equal 0.8) and 10 Ampere current. As it cleared in Figure 8 the current reduced to 80% of its value after 160 ms. Every 20 ms the shunt capacitor connected in parallel with the load. Furthermore, the power factor is increasing gradually until reach to desired value (close to unity) as shown in Figure 9. Finally, the apparent power is reducing to reach the active power as illustrates in Figure 10.




Figure 8. The relationship between the current and the time at constant load




Figure 9. The relationship between the power factor and the time at constant load




Figure 10. The relationship between the apparent power and the time at constant load

The results shown in Figures 11-13 are appeared when the power factor optimizer is tested at 10 Amperes current and variable load, while Figure 14 is presents when the optimizer is tested at 0.8 power factor and variable current.




Figure 11. The relationship between the currents and the time at variable load




Figure 12. The relationship between the power factors and the time at variable load




Figure 13. The relationship between the apparent powers and the time at variable load

548 🗖 ISSN: 2302-9285




Figure 14. The relationship between the power factors and the time at variable load and current

4. CONCLUSION

Most loads are an inductive load, so there will be a loss of the apparent power and the power factor will reduce. Moreover, the electric power reached to the consumer does not use properly. So, the best solution is using the power factor optimizer to increase the power factor and save the electric power. In this paper, the intelligent digital low voltage power factor optimizer has been presented. The digital power factor optimizer operates according to the phase displacement between current and voltage. This optimizer measures the phase angle and connects the shunt capacitor to reduce the power factor to the desired value. This optimizer can be used in every house in Iraq to reduce the consumer power and save the electrical cost. Especially since this optimizer is cheap because most of the components used are simple, a long-life consumer, do not need to high-energy, and with the capability of repair parts separately.

REFERENCES

- [1] V. Sehwag, V. Dua, A. Singh, J. N. Rai and V. Shekhar, "Power factor correction using APFC panel on different loads," 2018 2nd IEEE International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), 2018, pp. 73-77, 2018.
- [2] Y. Kabir, Y. M. Mohsin and M. M. Khan, "Automated power factor correction and energy monitoring system," 2017 Second International Conference on Electrical, Computer and Communication Technologies (ICECCT), pp. 1-5, 2017.
- [3] S. Eftekhari and M. O. Sadegh, "The effect of load modelling on phase balancing in distribution networks using search harmony algorithm," *International Journal of Electrical and Computer Engineering*, vol. 9, no. 3, pp. 1461-1471. June 2019.
- [4] A. I. A. Bakar, M. K. M. Zamani, I. Musirin, and N. A. Md Ghani, "Load management for voltage control study using parallel immunized-computational intelligence technique," *Bulletin of Electrical Engineering and Informatics*, vol. 7, no. 2, pp. 176-182, June 2018.
- [5] J. Kim, D. Yoo and C. Won, "New modulated carrier control method for power factor correction rectifier," 2017 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 265-271, 2017.
- [6] F. Lopez, F. J. Azcondo, L. Corradini, P. Lamo and A. Pigazo, "Third harmonic compensation in bridgeless current sensorless PFC," 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 2084-2090, 2018.
- [7] R. Channappanavar and S. Mishra, "Current sensorless power factor correction circuit using FPGA," 2016 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES), pp. 1-6, 2016.
- [8] A. Mallik, W. Ding, C. Shi and A. Khaligh, "Input voltage sensorless duty compensation control for a three-phase boost PFC converter," *IEEE Transactions on Industry Applications*, vol. 53, no. 2, pp. 1527-1537, 2017.
- [9] A. Vadde, S. Sachin and V. V. S. N. SitaramGupta, "Real implementation of synchronous boost converter with controller for power factor correction," 2017 IEEE Region 10 Symposium (TENSYMP), pp. 1-4, 2017.
- [10] M. Y. Suliman, "Active and reactive power flow management in parallel transmission lines using static series compensation (SSC) with energy storage," *International Journal of Electrical and Computer Engineering*, vol. 9, no. 6, pp. 4598-4609, Dec. 2019.
- [11] A. M. Shaheen, R. A. El-Sehiemy and S. M. Farrag, "Integrated strategies of backtracking search optimizer for solving reactive power dispatch problem," *IEEE Systems Journal*, vol. 12, no. 1, pp. 424-433, March 2018.
- [12] R. Balasubramanian and S. Palani, "Simulation and performance evaluation of shunt hybrid power filter for power quality improvement using PQ theory," *International Journal of Electrical and Computer Engineering*, vol. 6, no. 6, pp. 2603-2609, Dec. 2016.

- [13] F. Zheng and W. Zhang, "Long term effect of power factor correction on the industrial load: A case study," 2017 Australasian Universities Power Engineering Conference (AUPEC), pp. 1-5, 2017.
- [14] Tibbie Pon Symon V. A. and I. Jacob Ragland, "Improving efficiency of power systems by demand side management method," *International Journal of Electrical and Computer Engineering*, vol. 7, no. 1, pp. 100-106, Feb. 2017.
- [15] A. Shaikh Aaiman and L. S. Patil, "Automatic power factor correction," *International Research Journal of Engineering and Technology*, vol. 6, no. 9, pp. 474-477, Sep. 2019.
- [16] K. Kaumudi, K. Pooja, P. Priyanka, and M. Namjoshi, "Automatic power factor correction using PIC microcontroller," *International Engineering Research Journal*, vol. 2, no. 1, pp. 13-16, 2016.
- [17] F. López, V. M. López-Martín, F. J. Azcondo, L. Corradini and A. Pigazo, "Current-sensorless power factor correction with predictive controllers," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 2, pp. 891-900, June 2019.
- [18] C. N. M. Ho, R. T. Li and K. K. Siu, "Active virtual ground—bridgeless PFC topology," *IEEE Transactions on Power Electronics*, vol. 32, no. 8, pp. 6206-6218, Aug. 2017.
- [19] A. Mallik and A. Khaligh, "Control of a three-phase boost PFC converter using a single DC-link voltage sensor," *IEEE Transactions on Power Electronics*, vol. 32, no. 8, pp. 6481-6492, Aug. 2017.
- [20] H. Bahri, M. Aboulfatah, M. Guisser, E. Abdelmounim, and M. El Malah "Integral backstepping control for maximum power point tracking and unity power factor of a three phase grid connected photovoltaic system," *International Journal of Electrical and Computer Engineering*, vol. 7, no. 4, pp. 1671-1680, Aug. 2017.
- [21] S. S. Reddy, "Optimal reactive power scheduling using cuckoo search algorithm," *International Journal of Electrical and Computer Engineering*, vol. 7, no. 5, pp. 2349-2356, October 2017.
- [22] Md. Asaduz-Zaman, Md. H. Rahaman, Md. S. Reza, and Md. M. Islam, "Coordinated control of interconnected microgrid and energy storage system," *International Journal of Electrical and Computer Engineering*, vol. 8, no. 6, pp. 4781-4789, Dec. 2018.
- [23] M. N. S. Kumar and R. Murugna, "Analysis of inductance gradient and current density distribution over different cross-section of rails," *International Journal of Electrical and Computer Engineering*, vol. 8, no. 2, pp. 723-729, 2018
- [24] S. S. Reddy, "Optimal placement of FACTS controllers for congestion management in the deregulated power system," *International Journal of Electrical and Computer Engineering*, vol. 8, no. 3, pp. 1336-1344, June 2018.
- [25] H. Anantwar, S. Sundar, and B. R. Lakshmikantha, "Optimal controllers design for voltage control in off-grid hybrid power system," *International Journal of Electrical and Computer Engineering*, vol. 9, no. 6, pp. 4586-4597, 2019.

BIOGRAPHIES OF AUTHORS



Mustafa Ahmed Nayyef was born in Alanbar, Iraq in 1963. He received his B.Sc. degree from sarajevo University, Engineering College in 1985. He received his M.Sc. degree from University of Belgrade in 1987. He is teacher in Department of Electrical engineering, College of Engineering, Al-Anbar University.



Yasir Abdulhafedh Ahmed was born in Alanbar, Iraq in 1964. He received his B.Sc. degree from Basrah University, Engineering College in 1988. He received his M.Sc. degree from University of Technology in 2005. He is teacher in Department of Electrical engineering, College of Engineering, Al-Anbar University, Ramadi-Iraq. His area of interest includes power system analysis, power system protection, and distribution networks in power system.



Omar Kamil Dahham Alazzawi obtained Bachelor of Electrical Engineering in 2003 from University of technology, MSc in 2006 from University of technology, iraq and PhD in Electrical Power Engineering from University of technology in 2017. He is currently a teacher at the department of Electrical Engineering, university of Anbar.